Quantcast
Channel: Cadence Community
Viewing all 3331 articles
Browse latest View live

Reading signals directly from transient analysis using "psf" command with data in SST2 format

$
0
0

 Hi,

I usually write out signals out of the transient analysis data using the "psf" command built into spectre. This is faster than using ocnPrint and simpler. 

I suddenly see the following error now:

"./psf/tran.tran.trn":1,2: Error 35, syntax error found, header table missing

Is anyone familiar with this? I have been using MMSIM 10.11.235 which works well for me for a while and have been able to write out waves using this command so far. The Spectre command line in my log file looks like this:

/cte/tools/cds/MMSIM/10.11.235/tools.lnx86/spectre/bin/64bit/spectre  \
        input.scs +escchars +log ../psf/spectre.out -format sst2 -raw  \
        ../psf ++aps +mt=8 +lqtimeout 900 -maxw 5 -maxn 5

 I don't see anything different from the usual scenario, although I am not sure whether I was using the +sst2 option in the past or +psfbin. I suspect that "psf" does not work in this case. 

 Would anyone know what utility I would need to use to get hold of the data now?

Thanks,

Vivek


Cadence taking time for initialization

$
0
0

Dear Team,

I am running cadence in Ubuntu 12.04 32bit. While initialising/invoking any cadence GUI, it is taking relatively too much time(>10-20 sec). When it is running .cxt extention, it is taking time. Can you please tell me how can i solve this problem? Please find attached CDS log for your reference.

 Regards,

Darshak

How to vertical how horizen mirror a pad in Allegro package symbol? How to clean design cache?

$
0
0

I did make a pad, however, I still want get it mirror horizen or vertical. The mirror function seems doesnot work with pad ( it only work when you mirror pin name)

So my question is how to mirror horizen or vertical of this pad?

And other quesiton is how to clean design cache? 

IC6 Add Connectivity to Manually Routed Nets

$
0
0

Hi guys,

I am using IC6.1.5.  We are editing the layout with the Layout Suite XL.  Many of the nets in the layout were manually routed and do not have connectivity.  How can I add connectivity to these nets?  Is there a tool that does this or perhaps a SKILL script?  Our connectivity problems are mostly on internal, unpinned nets.

In a specific layout, we are using Join Named Nets to get LVS clean.  This means that there is an open net (vgnd) in the layout and each segment has a pin placed on it to join the nets of this node to get LVS clean.  There are flashing markers in the layout that say "Warning: Illegal weak-connect connection on net vgnd"  How do we get rid of these markers?  If we add connectivity to the vgnd net, will the marker warning be removed?  Does IC6 understand the Join Named Nets concept?  

Thank you,

 Stephanie

Cadence schematic access permission issues with mounted folders

$
0
0

 Hi,

We recently moved from a 'Samba' based remote file mounting to  "sshfs" based file mounting . After the migration, we are unable to open any schematic in the mounted folders with write permission.

Upon trying to open the files we get an error

('SCH-1217') : Could not open'schamtic' for edit.

(DB-270000)  dBOpenCellViewByType: Unable to lock  database file for  'filepath'

Would you like to open it for read?

 The native linux permissions of the mounted folders look good and we are able to read/write files into the mounted folders from the command prompt. Any clues on why virtuoso thinks the mounted folders as 'read only' when linux permissions are good??

alias or funckey

$
0
0

I'd like to assign a key to toggle betwreen general/etch/placement with alias or funckey.

Is it possible to have a key toggle something like that?

 

 

How to run Virtuoso on Linux Cluster

$
0
0

 Hi there,

I've setup 3 node Linux Beowulf Cluster in order to run Cadence Virtuoso Circuit Simulation simultaneously on 3 cluster compute nodes. Whenever, I run Virtuoso, it opens three different instances of Virtuoso interface intead of distributing three different threads across three compute nodes?

Am I missing something or Virtuoso does not support multithread architecture?

Any help would be highly appreciated.

Autorouting Using OrCAD 16.6 Demo Version

$
0
0

 I have the demo version of OrCAD 16.6 and I'm currently reading "Complete PCB Design Using OrCAD Capture and PCB Editor" by Kraig Mitzner. I'm stuck halfway through chapter two on the part on autorouting. There doesn't appear to be an autoroute option, or I just can't find it. This book has been great so far, but what am I missing?

 

Thanks,

Mike 


copy between designs?

$
0
0

I have a line/frame I'd like to use around each board where I have versions numbers and notes listed. Right now I export as a DXF and then reimport to other design. It's painful.

Is there a better way to do what's basically just copy and paste?

How to check and verify negative artwork?

$
0
0

Dear all, how to import and verify negative plane layer artwork?

After generating the negative plane layer and important it to Allegro again, I can not see the copper of the negative plane layer, I only can see a negative image, even though I set the Xsecion of this layer to be negative.

How to do to be able to see the copper of the negative plane layer?  I want to see the copper , the same as I saw in .brd file.  Or is there a better way to check the negative plane layer artwork?

Thank you very much!

Procedural interface for Virtuoso schematic navigator

$
0
0

I am trying to get the hierarchical list of instances that a net is connected to. I found two flows and both have issues:

 

  1. Schematic Navigator --> Select Net --> Right-Mouse-click on the net in navigator --> Probe --> Add net and connected instance
    • This works great and it probes all the instances the net is connected to.
    • However the geGetAllProbe() returns the probeId of the net. I can't get the dbId of instances connected to the net procedurally. Is there a better way to get these instance dbIds?
  2. auProbeAddDevsForNet()
    • This auLvs() functionality is broken. Works on certain schematics but fails on many.
    • I also tried setting the graphic env variable probeNetDisplayCheckInstance and this did not work
    • windowId~>probeNetDisplayCheckInstance = t did not work either
    • Is this function supported at all?

 

I heard probing has been enhanced in IC616 and I am yet to try this.

Any help or insight into this is greatly appreicated.

-- PSoorya 

Complex filter : Image Reject Ratio (IRR) calculation

$
0
0

Hi ,

How do I simulate IRR of complex filter.  ? ( A transient simulation of an IQ mixer followed by a complex filter and then look at dft of the output waveforms is one way ) 

Is there a cadence documentation for the same ?

 

Thanks,

Regards,

Vishal

 

How to parallel or to increase the speed of simulation launching with ocean (distributed)

$
0
0

Hi,

I wrote an ocean script which has to do lot of simultations. It is working perfectly well but I would like to increase its speed. Currently I use run( ?jobName jobname ?queue lsf_queue ?mail nil ) to launch the simulations, and the following environnement variables:

envSetVal("asimenv.distributed" "removeJobData" 'boolean t)

envSetVal("asimenv.distributed" "showMessages" 'boolean nil) 

The simulation launching time is about 7s/sim (everything is lauched sequentially) and ocean returns:

Delete psf data in /path/blablabla/HSPICE/schematic/distributed/7703/psf.

submitting job... 

Does anybody know a way to decrease this launching time or to launch several simulation in the same time?

Thanks.

 

Thomas 

SOI MOSFET Simulation with PSPICE?

$
0
0
Hi, Is it possible to simulate SOI MOSFETs with Orcad PSPICE using Berkeley`s BSIM SOI Model Cards?? Thanks

Radial/polar placement !

$
0
0

Hi all,

I have a circular board and the placement need to be arranged symmetrically. In PADs we have radial move that allows us to adjust radius/angle of the circular grid that snap components.

'Polar' command seems not feasible to place more than 1 component at one time.

Can you please suggest me some idea ?

Thanks, 


Incremental update to Allegro

$
0
0

 Hello,

 I have been working on a PCB design in Allegro based on a Cadence schematic. I have removed a few components from the schematic during the PCB design and so need to update the schematic part annotations (to be incremental). This causes problems in Allegro when I create the new netlist. Is there a way of syncing the annotations between Cadence and Allegro? 

 Many thanks,

Matt

triggering the done procedure for enterPoints()

$
0
0
I am using an enterPoints function that does not seem to recognize use of the Enter key, or a double click (typical done trigger for enterPath) as triggers for its done procedure.  How does one trigger the done procedure for enterPoints?  The esc key is recognized as a cancel function.  The form contains a cancel button, but no done button.

How to remove that Triangle on the pad

$
0
0

Hi, Have a easy question.

I did a symbol footprint, and at the central of that symbol, there is a pad. If I delete the pad number and place the pad, there will show a triangle in the middle of that pad.How to get rid of that triangle? And also will this unname pad triggers a DRC error in pcb layout?

Thanks 

AMS simulation using ADE. How to save internal verilog module signals.

$
0
0
I am running an AMS simulation using ADE and am having troubling saving some of the signals in my verilog module. I created and imported a .csv file with the list of outputs I wanted to save. However, only some of the nets are saved. All of the saved nets were wires. None of my registers were saved. And not all of the wires were saved. I'm not sure how to fix this. Can anyone help me out. Thanks.

Orcad Capture

$
0
0

 When adding a "Place Net Alias" How do you add a line over the Net name?

You can do it when you make a symbol. But i can find it for the schematic end

 

Viewing all 3331 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>