Regarding Artwork option ??
Hi eveyone,i have some doubt for Leading and Trailing Zeros.instead of leading Zero if i choose trailing zero what will happen.what is the use of Gerber RS274x why should i choose that format .if i...
View Article[Spectre] Extracting model parameters for each Monte-Carlo iteration
Dear wizards, I need help to extract information about model parameters for each Monte-Carlo iteration in a Spectre simulation. The scenario is as follows:Several Monte-Carlo iterations of a transient....
View ArticleDesign Entry HDL - Disabling Constraint Manager
Is there a method to disable the Constrint Manager from Design Entry HDL? I was able to make changes to an existign design and generate a netlist; however, the netlist appears to be missing 2...
View ArticleODB++
We are having problems with the ODB++ information not matching the placement information or the IPC-2581 output. We have some parts placed on the board at strange angles and the output from ODB++ is...
View Articleexternal_driver_input_slew VS set_input_transition
Arent those two commands doing almost the same thing for RC compiler?
View ArticleCadence schematic access permission issues with mounted folders
Hi,We recently moved from a 'Samba' based remote file mounting to "sshfs" based file mounting . After the migration, we are unable to open any schematic in the mounted folders with write permission....
View ArticleHelp on CONFORMAL LEC flow using Synopsys's Design Compiler netlist
I'm trying to setup flow for using CONFORMAL LEC with DC netlist, and facing few problems in mapping.--> Conformal doesn't map the RTL(async neg reset) with its counterpart in netlist(DC). --->...
View ArticleProcedural interface for Virtuoso schematic navigator
I am trying to get the hierarchical list of instances that a net is connected to. I found two flows and both have issues: Schematic Navigator --> Select Net --> Right-Mouse-click on the net in...
View ArticleClik here to view.
Artwork form Control problem with film options
Hi all,While I was finishing a pcb design I get into this issue trying to get the gerber files. The problem is that I am missing the "film options" tab on the Artwork form control, I tried to...
View ArticleCant alias this bindkey command
Hi..Can you please tell me what is wrong with this bindkey setting: hiSetBindKey("Layout" "Shift<Key>n" leSetFormSnapMode("orthogonal"))at the CIW prompt ,it returns tBut when I tried to use...
View ArticleQuestion on OCEAN standalone evaluation
Hi, Got a question on OCEAN scripts (same applies to artil as well) I have an ADE L state, from which I save the OCEAN script, and then run it. It runs fine. Suppose, there is a calculator function in...
View ArticleCopying cadence library and changing cell names and references
Hi,I want to copy my present working library to a new one and while doing the same i want to change the cell names (only prefix eg A_GIO TO B_GIO) .While doing the same i also want to make sure that...
View Articleediting input.scs not working
Hi folks,I'm running 6.1.5 and I ocasionally need to edit the simulation netlist (for example, to comment out a parasitic capacitance to debug). In the "old days" you would edit the input.scs and then...
View ArticlepCell skill for beginners
Hi,i'd like some advice for creating my first simple pCell from skill. I have no skill experience so i'm looking for a good place to start.My ultimate aim (for now) is to create a rectangular via array...
View Articlehow to search for specific devices/models into spectre netlist?
Hi there, I want to know if it is possible with SKILL functions to scan a spectre netlist for specific devices.We have a spectre netlist file and we want to search for devices of a specific model or...
View Articlealias or funckey
I'd like to assign a key to toggle betwreen general/etch/placement with alias or funckey.Is it possible to have a key toggle something like that?
View ArticleCopying components from design cache to library removes user defined properties
Hi, I'm running OrCAD Capture (no CIS) version 16.6 and having some trouble.Here's my scenario ... I create 3 resistor symbols in a library named "R 10R", "R 100R" and "R 1k". After placing these 3...
View ArticlePipe-sign every time I execute
Hi All, I have a simple function (nothing fancy) whose header definition is as below:procedure( my_func( cellName netName @optional (arg1 "abc") (arg2 "def") ) let( (inport...etc. ec.I have two...
View ArticleLogic Design Forum Posting Guidelines
Thanks for being part of the Cadence Community. Below are a few guidelines on using the forums. Use descriptive subjects. "Problems with LEC mapping" is good. "Need help” isn’t.Please start new threads...
View Articlecadence version 16.6. anyone having problems with this version
About to install v16.6, does anyone have any problems with the new version that I need to know? Appreciate any feedback.
View Article