Unable to find the AD539 model
Hello! I want to use the AD539 in my circuit but I cannot find it. When I searched for it in the internet I found that it is in the Advanced Analysis Library List. So, I followed the steps on how to...
View ArticleAt Board geometry the AST layer not get enabled?
In the Editor 16.5, at the board geometry----->Assembly Top layer is not get enabled. During the art work generation also the file is be not get enabled. the image is below. So any solution for this...
View ArticleHow to create layout xl for user defined pcell with same parameters as in...
Hi , I need to create a layout using layout xl. The thing is i need to get the parameters as in schematic for pcells in layout. Example:- nmos has a schematic and layout. Now i created a pcell with...
View ArticleLayout Plus - connect two separate designs
Dear,I have already made two PCB layout designs in Orcad Layout Plus 16.2.I have made PCBs and have tested them.Now I want to connect the designs, because final design consist of that two boards that I...
View ArticleModelling a non-linear load
hi everyone,i am a very beginner at PSPICE modelling and I would like to get your suggestions on modelling a non-ideal load with Capture. I have a very large set of values for the IV characteristic and...
View ArticleAbstract Generator : 2 layouts of a same "Memory instance" identified as...
Hello,I would like to understand one point : I have 2 layouts of a memory instance (array of bitcells, master control block, I/O ... which are not flatten), with a global PR Boundary all round the...
View ArticleCheck-out data.dm with SKILL
I am creating CDF parameters by using a SKILL module, however only when one view is already cheked out before running the SKILL module (such as a schematic), the new CDF parameters created by the...
View ArticleWarnings of Creating a Netlist
Hello, I used computer A to draw a circuit. All the thing is done and create netlist is successfully.Then I turn to computer B to creat netlist, using the circuit I draw in computer A.But don't know...
View ArticleEncounter library charaterizer could not read the hspice IBM model file
Hi Everyone,I am new on ELC. I ran the tool for characterizing my design but it could not even read the model files. Can anyone please help me on this.I read several posting on this blog and tried...
View Articleencounter library character cannot run db_spice
hello everyone,thanks for reading when I use ELC，db_spice -s spice -p typical -keep_logThe result is ipsc[0] :not found [ERROR(db_spice)】 cannot establish client-server can you help me handle the...
View ArticleError getting while using sh command
Hi all, I have below code in test file #! /bin/tcsh -fset PWD = `pwd`if ( -d $PWD/cds.lib ) thenelseecho "##################"echo "Message: cds.lib is file"echo "##################"endifwhen I am tring...
View ArticleImporting .gds file in virtuoso
Dear All,I have got a .gds file from a foundry person. Basically, it has some ERC errors locations markers in the layout in it.When I tried it to stream in, I found the follwing errors. FATAL (299):...
View ArticleRVE CN command equivalent to PVS
Hi, Were currently swithing from using Calibre RVE to PVS.Do someone of you know the equivalent value of the "CN" in the .db file of RVE into PVS?, by the way the CN means Cell name wich basically...
View ArticleForcing Analog nodes in AMS simulation
Dear all, I would like to find a way to force an analog signal using a .tcl file I include in an AMS simulation. Current, the simulator says that I cannot force the bus because it is an analog bus....
View ArticleProcessing cadence result data from psf folder
Dear All, There is a Spectre & MATLAB interface for plotting psf data. But this somehow not working in my case with latest MATALB2014. So I use Ocean Script for saving simulation data in text file...
View ArticleCAPTAB DETAILS
hi anyone can please let me know meaning of FIXED & VARIABLE in captab analysis under tranient analysis of ADE - cadence IC610? REGARDS
View ArticleVerilogA compiler
Dear all,I'm using VerilogA model in my design in Cadence, I have some variables in the model that should be changed with time, actually I have two questions:1- Is there a way to display the value of...
View ArticleSymbols not found?
Hi everyone,So I'm importing my netlist from Orcad Capture to Allegro PCB Editor and when I do Import -> Logic I get 13 warnings that read like: #1 WARNING(SPMHNI-192): Device/Symbol check warning...
View ArticleSPEF file comparison for Calibre xRC and StarRC
Hello,I run the extraction for my project using xRC and StarRC and the extracted file is in SPEF format. Then I compare the SPEF file using myBingo tool to find pin to pin resistance. The problem is...
View ArticlePCD Design Process
Hello,I'm a newbie in Orcad Layout.Can anyone help me in understanding the best design flow in PCB layout process.I suppose that the process is listed in this way for a 2 layer board (top and...
View Article