Avoid race condition at SPI_slave synthesis

Hello.

I'm trying to synthesis SPI core, but in the simulation occurs race conditions between signals SPI_CLK and system clock (clk) in "always" block:

always @(posedge clk)

spi_clk_r <= spi_clk;

How to avoid race condition in this case? 

thanks