Model of LM1893
hello, can you help me to find a model simulation of LM1893 component in Pspice? or method to simulate the schema that exists in the PSpice library Analog2 . thank you
View ArticleADEGXL global optimisation runs only 9 jobs in parallel
Hi, I am trying to use global optimsation for finding w/l of a mosfet while forcing the vgs-vth to be in some range like 100mv to 105mv.In this setup I notice that only 9 sims are launched at a time,...
View Article[ALLEGRO] Constraint regions under BGA
Hi, I have to you the following question: I have two different Physical Classes. One is e.g. for 100Ohm diff pairs and the other one is for 50Ohm single ended lines. Let's say that diff pairs are 5...
View ArticleHow to select all the shapes & traces efficiently in "Place & Replicate"...
Dear All,I am using Place & Replicate option to create a Module which can be later used for replicating layout-blocks in Allegro-16.6.When I am clicking "Place & Replicate create" after...
View ArticleIPC-7351B
All,I tried following the directions in th CD and it didn't work. Anyone here have the magic sauce? It's telling me to install in these directories: These files must be manually copied to either the...
View ArticleDRC error in pcb editor
hi every one, i have a problem when i have DRC check in pcb editor , the error is: line to thru pin spacingit takes on my regulator ( LM2676)how can i fix it?thanks
View Articleabutment and controlling S/D dropping
I am an end user layout engineer. I am not a developer of PDKs or Pcells, etc. so I am at the mercy of what is given me to use for the most part. I do develop SKILL code for automation of the layout...
View ArticleUnsupported Prototype message when moving component
I'm new to this software, and recently this new thing that has started happening on my design, but when I try and mvoe a component, I get the pop up for:"This is an unsupported prototype level...
View ArticleBest way to make a serial stream (SPI) for VPWLF?
I am trying to come up with a good way to generate a serial stream. It seems that VPWLF sources would be the best way to do it. I'm basically trying to simulate a SPI bus (but it's actually AER), but...
View ArticleStilhaus Kitchens Review
This Forum is probably the best forum that i have ever used and i would just like to say how proud i am to be a member of this forum
View ArticleOrCAD Flow Tutorial - Full Adder (Hierarchical Block Cross Reference Error)
Hi everyone, I was going through the OrCAD Capture Tutorial designing the full adder circuit using 2 half adder hierarchical blocks. My problem is when I try to cross reference the full adder design I...
View ArticleODB++
All,When running ODB++ on a board that is DRC clean, I get a message that "translation failed " and then the open viewer failed, File continues on and it does generate a .tgz What's a solution to this...
View ArticleProblem with rectifier, field voltage won't go below zero
Hi, I'm writing a bachlor degree about rectifier circuits. To simulate my rectifier bridge i'm using Orcad capture CIS (picture 1). My problem is that i can't get proper graphs for firing angels above...
View ArticleMeasuring device parameters with Assura
I would like to measure the lenght or the perimeter of a device terminal layers lenght L1 and L2 as shown in the attached image.Is there a simple way to do it? Regards, Pietro
View ArticleScale factor or unit problem in virtuoso schematic editor
In the virtuoso schematic editor when I look at the properties of a transistor, the finger width seems to accept units of metres but the total width has units of micrometres. I have imported from a...
View ArticleTempus locks up
I am trying to use Tempus to generate a eco file....when I try to add repeaters of perform any action the tool locks up....and never comes back. All I am trying to do is to add repeaters to fix a setup...
View Articlespectre stb analysis to show poles and zeros
My system: IC6.1.5 In stb analysis, based on the bode plots I am able to approximately see where the poles and zeros are. But sometimes I would like to know the exact locations of poles and zeros. Is...
View ArticleDRC error in pcb editor
hi every one, i have a problem when i have DRC check in pcb editor , the error is: line to thru pin spacingit takes on my regulator ( LM2676)how can i fix it?thanks
View ArticleauCdl view and loading CDF port order through CIW?
Hi,I have a netlist provided by a different team and my port order in Cadence doesn't match the provided netlist. What we are doing is that we are generating auCdl view from symbol. Then, we have a...
View ArticleRoute more than one layer for the same net
I use ORCAD V16.6 and PCB Designer. I'm trying to route more than one layer to the same net. For example the TOP and BOTTOM of the net layer name: N5978729.
View Article