Quantcast
Channel: Cadence Community
Viewing all articles
Browse latest Browse all 3331

Regarding metal1 area below the label in metal pin format

$
0
0

Hi ,

I have a scenario in standard cell layout ,where i need to check the area availability for 2 via placement below the label on that entire net. we place M1 label on metal1 drawing layer, which may be rectangle or polygon. this label placement is placed on routing grid. Exactly half of the via width sits on left side and remaining half on right side of label justification. How to approach for this? Please let me know if the question is unable to understand.

 


Viewing all articles
Browse latest Browse all 3331

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>